The KSZMNX offers the industry-standard GMII/MII Media Independent Interface (GMII) is compliant to the IEEE Specification. Dave Fifield [email protected] GMII Electrical Specification IEEE Interim Meeting, San Diego, January N. Interface) for connection to GMII/MII MACs in Gigabit . Clarified power cycling specification to have all supply voltages to the KSZMNX.

Author: Fezuru Negor
Country: Pakistan
Language: English (Spanish)
Genre: Travel
Published (Last): 11 January 2015
Pages: 195
PDF File Size: 17.63 Mb
ePub File Size: 5.21 Mb
ISBN: 562-1-73421-580-3
Downloads: 57474
Price: Free* [*Free Regsitration Required]
Uploader: Arashiran

By using this site, you agree to the Terms of Use and Privacy Policy. Data is sampled on the rising edge only i. The media-independent interface MII was originally defined as a standard interface to connect a Fast Ethernet i.

It contains a bitmask with the following meaning: The receive clock is recovered from the incoming signal during frame reception. Drivers should be able to drive 25 pF of capacitance which allows for PCB traces up to 0.

Ethernet Computer buses Serial buses. For receive, two data gmki are defined: At least the standard says the speciifcation need not be treated as transmission lines.

This page was last edited on 19 Novemberat The specification states that inputs should be 5 V tolerant, however, some popular chips with RMII interfaces are not 5 V tolerant. This may be used to abort a frame when some problem is detected after transmission has already started.

Source-synchronous clocking is used: Current revisions of IEEE The first 16 addresses have a defined usage, [7] while the others are device specific.

Media-independent interface

From Wikipedia, the free encyclopedia. These registers can be used to configure the device say “only gigabit, full duplex”, or “only full duplex” or can be used to determine the current operating mode.


There is no signal which defines whether the interface is in full or half duplex mode, but both the MAC and the PHY need to agree. For this reason, the reduced media independent interface was developed.

Typically used for on-chip connections; in chip-to-chip usage mostly replaced by XAUI. At power up, using autonegotiationthe PHY usually adapts to whatever it is connected to unless settings are altered via the MDIO interface.

Views Read Edit View history. TTL signal levels are used for 5 V or 3. If a collision is detected, COL also goes high while the collision persists. As such it consists of a preamble, start frame delimiter, Ethernet headers, protocol specific data and a cyclic redundancy check CRC.

Four things were changed compared to the MII standard to achieve this:. It is not to be confused with RM2. This arrangement allows the MAC to operate without having to be aware of the link speed.

The receiver clock is much simpler, with only one clock, which is recovered from the incoming data. Retrieved from ” https: Being media independent means that different types of PHY devices for connecting to different media i. On the other hand, newer devices may support 2. The MAC may omit the signal if it has no use for this functionality, in which case the signal should be tied low for the PHY.

Media-independent interface – Wikipedia

Given trends in the semiconductor industry and the fact that both ICs are usually on the same board, lack of 5 V tolerance is probably very gmiii, and chips that actually drive 5 V are probably even rarer. Carrier sense is high when transmitting, receiving, or the medium is otherwise sensed as being in use. However, at 1 ns edge rates a trace longer than about 2.

  ISO 5456-2 PDF

This specificqtion the PCB to be designed to add a 1. Reference clock may be an input on both devices from an external clock source, or may be driven from the MAC to the PHY.

This means a slight modification of the definition of CRS: The RMII signals are treated as lumped signals rather than transmission lines; no termination or controlled impedance is necessary; output drive and thus slew rates need to be as slow as possible rise times from 1—5 ns to permit this. Archived from the original speciifcation When no clock can be recovered i.

Input high threshold is 2. The standard MII features a small set of registers: Transmit and receive path each use one differential pair for data and another differential pair for clock. More recently, raising transmit error outside frame transmission is used to indicate the transmit data lines are being used for special-purpose signalling.

The transmit enable signal is held high during frame transmission and low when the transmitter is idle.